Introduction
Operating voltages required to achieve high hole mobility () in pentacene based organic field-effect-transistors (OFETs) are generally higher than 20 V. Therefore, high-k gate insulators have been investigated in the pentacene based OFETs. However, inorganic high-k gate insulator usually does not provide good interface characteristics with organic channel materials. Shin et al. reported that poly(4-viniyl phenol) (PVP) interfacial layer to improve the pentacene/HfLaO interface characteristics [1] . However, the minimum thickness of PVP layer was 8 nm because it was formed by spin coating method. In this paper, we investigated ultrathin PVP layer formation, such as 3-10 nm, utilizing evaporation method for the first time to improve the pentacene/HfO 2 interface characteristics. Figure 1 shows the schematic sample structures fabricated in this study. Bottom gate type pentacene based OFETs were fabricated on n + -Si(100) substrates with a top-contact bottom-gate device geometry [2] . n-Si(100) substrates were also used for some of the samples. Firstly, n + -Si(100) substrates were chemically cleaned followed by the formation of chemical oxide layers, and the thickness of chemical oxide (C'O) layer is 0.7 nm. Then, HfO 2 thin films (5 nm) were deposited on the substrates by electron cyclotron resonance (ECR) plasma sputtering at room temperature (RT), and the pressure in the chamber during the deposition was 0.19 Pa (Ar/O 2 flow rate: 23/4.6 sccm). For comparison, SiO 2 (10 nm) layers were grown on n + -Si(100) substrates by wet thermal oxidation at 850 o C. After the fabrication of gate insulators, 3-10 nm-thick PVP layers (from Aldrich without any purification) were deposited on gate insulators by thermal evaporation at RT-150 o C. Then, 20 nm-thick pentacene films were in-situ deposited (0.01 nm/s) on PVP interfacial layers at RT-70 o C. The back pressure in the chamber was 2x10 -6 Torr. Finally, Au and Al electrodes were evaporated. The channel width (W) and length (L) of the OFETs were 500 and 50 µm, respectively. Figure 2 shows deposition temperature dependence on the surface RMS roughness of 3-10 nm-thick PVP formed on SiO 2 /n-Si(100). The surface roughness was decreased with increasing the deposition temperature to 100 o C especially for 5 nm-thick PVP (rms: 0.11 nm). On the other hand, the surface became rough when the deposition temperature was 150 o C. Figure 3 (a) shows C-V characteristics of Al/PVP/SiO 2 /n-Si(100) diodes. PVP was deposited at 100 o C. Excellent C-V characteristics were obtained, and the accumulation capacitance was decreased with the PVP thickness. The thickness and uniformity of the PVP layer was confirmed by cross-sectional TEM image as shown in Fig. 3(b) . 
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Conclusions
Ultrathin (3-10 nm) PVP layers were formed by evaporation method for the first time. Excellent device characteristics were realized utilizing PVP interface layer. 
